index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Costs Confusion coefficient Dual-rail with Precharge Logic DPL Asynchronous Electromagnetic Image processing Circuit faults Side-Channel Analysis Masking countermeasure Coq Loop PUF FPGA Sensors MRAM CRT Randomness Hardware security Steadiness OCaml Countermeasure Formal methods Cryptography RSA Receivers Switches GSM Training Resistance Security Robustness Lightweight cryptography SoC Information leakage Computational modeling Internet of Things Field programmable gate arrays Fault injection attack Security services Temperature sensors Power demand Fault injection Reliability Defect modeling Formal proof Energy consumption 3G mobile communication Countermeasures Reverse engineering SCA Spin transfer torque Power-constant logic Simulation Estimation CPA PUF Mutual Information Analysis MIA Protocols Convolution Signal processing algorithms Magnetic tunneling Aging Differential power analysis DPA FDSOI Intrusion detection Process variation Variance-based Power Attack VPA Sécurité Side-Channel Analysis SCA Machine learning Authentication TRNG Filtering AES Reverse-engineering Side-channel attack Linearity Logic gates Side-channel attacks Side-Channel Attacks ASIC Writing Dynamic range Neural networks Hardware Security and privacy Field Programmable Gates Array FPGA Masking Elliptic curve cryptography Voltage Random access memory Side-channel analysis Differential Power Analysis DPA STT-MRAM DRAM Routing Magnetic tunnel junction Side-channel attacks SCA Tunneling magnetoresistance Application-specific VLSI designs Transistors

 

Documents avec texte intégral

213

Références bibliographiques

428

Open access

39 %

Collaborations